PadhaiBy Astra Cloud
Search notes and questions
Ask a doubtProgramsNoticesGPA calculatorMy studySearch

Tribhuvan University

BSc CSITBachelor of Science in Computer Science and Information TechnologyBCABachelor of Computer ApplicationBITBachelor of Information TechnologyBIMBachelor of Information ManagementBBABachelor of Business AdministrationBBSBachelor of Business StudiesBBMBachelor of Business ManagementBITMBachelor of Information Technology Management

Pokhara University

BE Computer (PU)Bachelor of Engineering in Computer EngineeringBBA (PU)Bachelor of Business Administration (Pokhara University)

National Examinations Board (+2)

Class 10Class 10 (SEE)+2 Science+2 Science (Class 11 and 12)+2 Management+2 Management (Class 11 and 12)+2 Humanities+2 Humanities (Class 11 and 12)
All universities and programs

IT233 Digital Logic

Digital LogicTU Board 2024

Design a four bit parallel In/shift right/serial out shift register. Also illustrate how binary data (1011)₂ is load and retrieved in your design circuit.

10
A worked answer is on its wayMeanwhile, read the Digital Logic notes for this topic.

Discussion

Loading…

More Digital Logic questions

What is BCD code?TU Board 20241Define Decoder.TU Board 20241Mention any two differences between combinational and sequential circuit.TU Board 20241What is triggering of a Flip flop?TU Board 20241Define counter.TU Board 20241What is the use of k map?TU Board 20241

All Digital Logic old questions