Tribhuvan University
Bachelor of Science in Computer Science and Information Technology
Semester 1 · TU Board 2078
Course Title: Digital Logic (CSC116)
Full Marks: 60Pass Marks: 24Time: 3 hours
Candidates are required to give their answers in their own words as far as practicable. The figures in the margin indicate full marks.
Group A
(2 × 10 = 20)
- 1.10
Design the sequential circuit with respect to the following state diagram using J-K flip flops.
[figure in the original paper]
Answer comingAlso asked in 2077, 2075
- 2.10
Implement F = Σ(0, 2, 3, 4, 7) using
- Multiplexer
- Decoder
- PLA
Answer comingAlso asked in 2080, 2077, 2075, 2074
- 3.10
Difference between synchronous and asynchronous counter. Design mode-7 synchronous counter using T-flip flop. Show necessary truth tables and k-maps.
Group B
Attempt any two questions(2 × 5 = 10)
- 4.5
Provide one example where shift right operation can be used. Explain parallel-in-parallel-out register.
- 5.5
Carry out the following task
- Preform 1's complement subtraction 110101 – 100101
- Represent decimal number 0.125 into its binary form
- 6.5
Derive the Boolean expression for sum and carry of half adder. Draw its combinational circuit. Implement it using only NAND gates.
- 7.5
Express the Boolean function F = x + yz as product of max-terms.
Answer comingAlso asked in 2075, 2074
- 8.5
Minimize the Boolean function Boolean function using K-map
F(A, B, C, D) = Σ(0, 1, 3, 5, 7, 8, 9, 11, 13, 15)
- 9.5
What are the practical implementations of up counter? Explain Binary ripple counter.
- 10.5
Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is an odd number.
Answer comingAlso asked in 2081, 2075, 2074
- 11.5
Differentiate between PLA and PAL. Explain 4-bit magnitude comparator
- 12.5
Write short notes on (Any Two)
- Negative Logic
- CMOS
- EBCDIC
— The End —