Tribhuvan University
Bachelor of Science in Computer Science and Information Technology
Semester 1 · TU Board 2080
Course Title: Digital Logic (CSC116)
Full Marks: 60Pass Marks: 24Time: 3 hours
Candidates are required to give their answers in their own words as far as practicable. The figures in the margin indicate full marks.
Group A
Attempt any two questions.(2 × 10 = 20)
- 1.10
What is combinational circuit? Design a combinational circuit with four inputs that represent a decimal digit in BCD and four output lines that generate the 1's complement of the input binary patterns.
- 2.10
What is asynchronous counter? Design asynchronous counter that counts the sequence of 0-1-4-6-7 using T flip-flop.
- 3.10
Implement the Boolean function F(P,Q,R,S) = ∑ (3,4,6,8,9,14) using:
a) 8 to 1 multiplexer
b) PLA
c) Decoder
Answer comingAlso asked in 2078, 2077, 2075, 2074
Group B
Attempt any eight questions.(8 × 5 = 40)
- 4.5
Perform the following operations:
a) (011101)_2 – (110011)_2 using 2's complement
b) (89344)_10– – (98654)_10 using 9's complement.
- 5.5
If f(P,Q,R,S) = ∑(3,4,7,8,14) and d(P,Q,R,S) = ∑(1,6,9,13). Simplify using K-map and design the circuit using minimum number of NAND gates.
- 6.5
What is the drawback of RS Flipflop? Explain D Flip Flop in detail with a logic diagram, characteristics table, and characteristics equation.
- 7.5
Design a full subtractor with necessary tables and logic diagram.
- 8.5
What is shift register? Explain 4 bit SISO and PIPO with timing diagram.
Answer comingAlso asked in 2081
- 9.5
Design an asynchronous mod 11 up counter using T flip flop.
- 10.5
How race condition in JK flipflop can be resolved? Explain.
- 11.5
What is decoder circuit? Design 3 to 8 decoder circuit.
Answer comingAlso asked in 2081
- 12.5
Write short notes on:
- State Diagram
- Encoder
- Parallel Adder
— The End —